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Abstract— In this paper, a steady-state model, a large-signal 
(LS) model and an ac small-signal (SS) model for a recently 
proposed dual-input transformer-isolated boost converter are 
derived respectively by the switching flow-graph (SFG) 
nonlinear modeling technique. Based upon the converter’s 
model, the controllers are then designed regarding to power 
stage parameters and system dynamic requirements. The 
entire system energy management has been designed as well 
with the consideration on static and dynamic characteristics of 
the two different input energy sources. A prototype has been 
fabricated and tested. The measured experimental results 
match the simulation results fairly well on both input source 
dynamic and step load transient responses.  
 
I. INTRODUCTION  
In order to utilize more than one renewable energy 
sources in a hybrid power conversion system, multi-port or 
multi-input converters have been proposed and received 
more and more attentions in recent years for the 
applications, such as hybrid vehicles, photovoltaic (PV)-
wind power systems and uninterruptible power supplies 
(UPS) [1]-[4]. Generally, the multi-port converters can save 
the amount of inductors, transformers and/or capacitors as 
compared to the ones obtained by simply paralleling the 
outs of the converters [5]-[8]. In addition, with these 
topologies, it is possible to achieve flexible utilization for 
the energy sources with intermittent properties such as PV 
panels. As an example, a transformer-isolated dual-input dc-
dc converter is presented in Fig. 1.  In order to overcome the 
major obstacles, e.g. high input current and high voltage 
conversion ratio, in a fuel cell-supercapacitor hybrid power 
system, a new dual-input transformer-isolated full-bridge 
boost converter has been proposed by the authors in [9]. 
When both of the energy sources are supplied to the 
proposed converter, they will deliver power to the load 
simultaneously without disturbing each other’s operation, 
and when only one of the input sources is connected, the 
converter will operated as does a normal isolated boost 
converter. Furthermore, in a hybrid renewable energy 
system, the effective dynamics control and power 
management are required to attenuate the effects caused by 
characteristics of energy sources and to achieve the required 
system performance. Hence, the focus of this paper is on the 
modeling and control design of the proposed dual-input 
isolated boost converter. Before the controller design, 
modeling converter must be implemented effectively. A 
switching flow-graph (SFG) modeling technique has been 
proposed and developed for PWM converters [10]-[12]. 
Comparing with other modeling methods, such as state 
space averaging and averaged switch modeling, the SFG is a 
powerful analysis tool to derive steady-state, LS and SS 
models as well as to describe various relationships between  
 
Figure 1.  A block diagram of a two-input transformer-isolated converter. 
 
Figure 2.  The proposed dual-input isolated full-bridge boost converter. 
different circuit variables with minimum mathematical 
manipulations. By employing SFG, the model of the 
proposed converter is derived and the transfer functions are 
calculated. With the consideration on the dynamics of input 
power sources, a closed-loop digital control system with 
power management function has been designed and 
simulated. Finally, a prototype has been built and tested, and 
experimental results are presented to verify the effectiveness 
of the controller under input source dynamics and step load 
transients. 
II. MODELING THE PROPOSED DC-DC CONVERTER 
A.  Swithing Flow-Graph Modeling Technique 
With the SFG modeling method, basically, the switch 
functions of the power converter can be expressed by switch 
branches k and ݇. The gains of those switch branch are time 
dependent. Assuming that the small-ripple condition is 
satisfied, the equivalent output signal of the switching 
branch ki is equal to its average value over a switching 
cycle. Supposing the input signal and output signal of the ki 
are x(t) and y(t), the following equation is derived in (1), 
where Ts is the switching period, and duty cycles 
d1+d2+…+dn=1. 
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Adding small-signal perturbations at the steady state 
operating points, X, Y and D, and at same time neglecting 
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Figure 3.  (a) The steady-state models of ki; (b) The large models of ki; (c) 
The small-signal models of ki and kn. 
the second-order perturbation terms yield the small-signal 
model for branch ki as described  
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Interchanging ݀ሺݐሻ with its complement ݀′(t) leads to 
ݕොሺݐሻ ൌ െܺ · መ݀௜ሺݐሻ ൅ ܦ௜′ · ݔොሺݐሻ.                   (3) 
Therefore, the steady-state, large-signal and small-signal 
models of the ki  and  ݇௜ branches in the SFG can be derived 
and depicted in Fig. 3. Because the switching branches are 
the only nonlinear components in a SFG, a unified steady-
state, large-signal and small-signal model can be obtained 
for a converter by replacing the switching branches with 
their models.  
B. Obtaining the Model of the Dual-Input Boost Converter 
According to the operation principle analyzed in [9], 
under the continuous conduction mode (CCM), the timing 
diagrams and basic operating waveforms of the proposed 
dual-input isolated boost converter are plotted in Fig. 4, 
where SL1 and SL1 are the effective switching actions across 
the inductors L1 and L2, respectively. The effective inductor 
period TL and duty cycle DL [13], [14], are defined as 
follows:  
௅ܶ ൌ ௦ܶ/2.                                     (4) 
ܦ௅௜ ൌ 2ܦ௜ െ 1  ሺ݅ ൌ 1 ݋ݎ 2ሻ.            (5) 
There are three operating states in one inductor cycle. 
During t1<t<t2, on the primary side of transformers, 
switches S2 and S3 are in their Off-state, and S1, S4 and 
S5~S8 are in their On-state, so L1 is discharged and L2 is 
charged, respectively; while, during t3<t<t4, switches S6 and 
S7 are in Off-state, and S5, S8 and S1~S4 are in On-state, and 
thereby L1 is charged and L2 is discharged. During t2<t<t3 
and t4<t<t5, both of L1 and L2 are charged at same time due 
to all the switches in their On-state on the primary side. 
When dL1+dL2>1, the two duty cycles are independent, so if 
these two duty cycles are controlled properly, the output 
voltage of the converter can be regulated with respect to 
two different input voltages. Therefore, the three sub-
circuits of the proposed converter with LC input filter and 
their corresponding flow graphs G1, G2 and G3, are 
obtained and depicted in Figs. 5, 6 and 7, where RLf1 and 
RLf2 are the parasitic resistance of input filter inductors; RL1 
and RL2 are the parasitic resistances of boost inductor; 
Co=0.5C1=0.5C2; RL is the load resistance; n is turns ratio 
of the transformer and n=NS:NP; the reflected output 
voltage, output capacitance and load resistance on primary 
side are Vo/n, n2Co and RL/n2,  and denoted as ௢ܸ ′, ܥ′ and ܴ′, 
respectively. These three flow graphs share all the nodes 
and part of the branches. By overlaying these flow graphs, 
it is observed that some branches exist in all flow graphs, 
while others exist only in one of them. Branches that exist 
in G1, but not in G2 and G3 are replaced by ݇ଵ branches; 
branches that exist in G2, but not in G1 and G3 are replaced 
by ݇ଶ branches. It is noted that all branches in G3 are 
included in G1 or G2, so there will be no ݇ଷ branches 
existing. Therefore, branches ݇ଵ and ݇ଶ are decoupled due 
to the freedom given by G3, and hereby G, G2 and G3 are 
combined into a switching flow graph G as shown in Fig. 8. 
By repplacing the switching branches Fig. 8 with their 
models presented in Fig. 3, the steady-state and the large-
signal model for the dual-input boost converter are derived 
as given in Fig. 9 and Fig. 10, respectively. The dc open-
loop gains can be directly read from the steady-state model,  
௢ܸ
௚ܸଵ
ൌ ݊ · 11 െ ܦ௅ଵ. 
(6)  
௢ܸ
௚ܸଶ
ൌ ݊ · 11 െ ܦ௅ଶ. 
(7) 
ܫ௢ ൌ
1 െ ܦ௅ଵ
݊ · ܫ௅ଵ ൅
1 െ ܦ௅ଶ
݊ · ܫ௅ଶ.  
 (8) 
 
Figure 4.  Timing diagrams and basic waveforms of proposed converter. 
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Figure 5.  (a) The equivelant circuits during t1<t<t2, (b) the corresponsing 
flow graphs. 
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Figure 6.  (a) The equivelant circuits during t3<t<t4, (b) the corresponsing 
flow graphs. 
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Figure 7.  (a) The equivelant circuits during t2<t<t3 and t4<t<t5, (b) the 
corresponsing flow graphs. 
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Figure 8.  The switching flow graph.  
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Figure 9.  The steady-state model. 
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Figure 10.  The large-signal (LS) model. 
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Figure 11.  The small-signal (SS) model. 
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Figure 12.  The simplified and reshaped small-signal (SS) model. 
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Figure 13.  Reshaped flow graph for control-to-inductor current transfer 
funciton. 
 
(a) 
 
(b) 
Figure 14.  Bode diagrams of open-loop gain: (a) control-to-output, (b) 
control-to-inductor current. 
From the SFG depicted in Fig. 8 and the small-signal 
models of the switching branches shown in Fig. 3 (c), the 
small-signal model of the converter is derived in Fig. 11. 
From the SS model, the relations between different state 
variables, such as the two input voltages to the output 
voltage or current,  two control variables, d1 and d2, to the 
inductor currents, can be demonstrated clearly. Moreover, 
the SS model can easily give the transfer functions from 
one arbitrary state variable to another arbitrary state 
variable, such as input-to-output gain, the control-to-output 
gain, the input and output impedances etc.  
C. Open-Loop Transfer Functions 
Move all the control branches to one node and reshape 
the SFG, and thereby a simplified flow-graph can be 
depicted in Fig. 12. As for the proposed dual-input boost 
converter with input filter and considering the two parasitic 
resistances, the input-to-output transfer function and the 
control-to-output transfer function can be obtained from 
Fig. 12, as: 
ܩ௩௚ሺݏሻ ൌ
ݒො௢ሺݏሻ
ݒො௚ሺݏሻ ൌ
1
௜ܰሺݏሻ 
(9) 
ܩ௩ௗሺݏሻ ൌ
ݒො௢ሺݏሻ
መ݀ሺݏሻ ൌ
ௗܰ௜ሺݏሻ
௜ܰሺݏሻ   (10)     
where  
௜ܰሺݏሻ ൌ
ܣሺݏሻܥሺݏሻܦሺݏሻ
ܦ௅௜′
൅ ܤሺݏሻܦሺݏሻܦ௅௜′
൅ ܦ௅௜′ ܣሺݏሻ 
ௗܰ௜ሺݏሻ ൌ ሾ ௢ܸ ′ െ
ܫ௅௜
ܦ௅௜′
· ܥሺݏሻሿ · ܣሺݏሻ 
ܣሺݏሻ ൌ ൫1 ൅ ݏܴ௅௙௜ܥ௙௜ ൅ ݏଶܮ௙௜ܥ௙௜൯ 
ܤሺݏሻ ൌ ൫ܴ௅௙௜ ൅ ݏܮ௙௜൯ 
ܥሺݏሻ ൌ ሺܴ௅௜ ൅ ݏܮ௜ሻ 
ܦሺݏሻ ൌ 1 ܴᇱൗ ൅ ݏܥᇱ ݅ ൌ 1,2 
Move all the control branches to one node through the 
forward path, and then the control-to-inductor current 
transfer function can be demonstrated in a reshaped SFG 
shown in Fig. 13. 
ܩ௜ௗሺݏሻ ൌ
ଓ̂௅ሺݏሻ
መ݀ሺݏሻ ൌ
ܣሺݏሻܦሺݏሻ ூܰ௜ሺݏሻ
ܦ௅௜′
· 1
௜ܰሺݏሻ 
(11) 
where 
ூܰ௜ሺݏሻ ൌ ௢ܸ ′ ൅ ܦ௅௜′
ܫ௅௜
ܦሺݏሻ 
Suppose that we are given the following values: 
Vg=50V, Vo=400V, Lfi=0, RLfi=10mΩ (can be seen as the 
equivalent series resistance of power supplies) and 
RL=160Ω, and thereby Bode diagrams of the open loop 
transfer functions of the converter can be plotted in Fig. 14. 
In order to verify the derived theoretical results, the 
converter circuit with completely same parameters is also 
simulated by PLECS, and the dashed lines of Fig. 14 show 
the simulation results based upon an AC sweep analysis. It 
can be seen that the calculation results and the circuit 
simulation results are matched very well. 
III. DESIGNING THE CLOSED-LOOP CONTROLLERS 
The above derived converter model has been used for 
controller design and simulation. In the steady state, the 
duty cycle of two input bridges is only given by (6) and (7). 
However, if each power source for the input-stage circuit 
has to supply specified power, IL1 can be set differently 
from IL2 based on the on different load conditions. Here, we 
assume that two different types of power sources are used 
as inputs, and one has higher energy density, such as 
battery (BAT) and fuel cells (FCs), and other one presents 
higher power density, such as super-capacitor (SC) bank. 
The SC bank delivers the difference between the current 
required by the load and the current supplied by BAT or 
FCs system in order to satisfy both efficiency and load 
dynamic specifications. So the respective current control 
target can be achieved by the action of feedback controller 
during the transient period. Current loop with PI type 
regulator is chosen for Vg1 which has the high energy 
density to directly control source current. The current 
reference is calculated with voltage of Vg1 and the required 
load power. The power stage of Vg2 is devoted to dc output 
voltage control, and thus the dual loop control 
configuration [15], [16], e.g. inner current loop and outer 
voltage loop, is employed, as shown in Fig. 15. According 
to the different dynamics of the power sources, the different 
control loop bandwidths can be determined as: the 
bandwidth of power control loop of Vg1 should be much 
lower than that of voltage control loop. As shown in Fig. 
15, control system contains the voltage loop regulator, 
Hv(s), current-loop regulator, Hi(s), power regulator Hp(s), 
sampling delay, and the control-to-output transfer 
functions. In this case, the PWM period and ADC sampling 
period are equal. The ADC conversion is triggered at 
middle of the switching period and the end of ADC 
conversion triggers the execution of controller block, so the 
time delay is Ts/2 [17]. Considering the first-order Pade 
approximation, a rational, continuous time transfer function 
can be expressed as: 
݁ି௦೅ೞమ ؆ ଵି௦
೅ೞర
ଵା௦೅ೞర
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Figure 15.  Control configuration (a) current loop control for Vg1, (b) dual 
loop control for Vg2 
 
 
Figure 16.  Bode plots of loop gain: (a) current loop gian, (b) voltage loop 
gian. 
The loop gains for inner current Ti and outer voltage 
loop Tv can be expressed as 
௜ܶሺݏሻ ൌ ܪ௜ሺݏሻܩ௜ௗሺݏሻ
1 െ ݏ · 0.25 ௗܶ
1 ൅ ݏ · 0.25 ௗܶ 
               (13) 
௩ܶሺݏሻ ൌ ܪ௜ሺݏሻܪ௩ሺݏሻܩ௩ௗሺݏሻ
1 െ ݏ · 0.25 ௗܶ
ሺ1 ൅ ௜ܶሺݏሻሺ1 ൅ ݏ · 0.25 ௗܶሻሻ 
 (14) 
where Tsm is analogue-to-digital (ADC) sampling period . 
A one-zero two-pole PI compensator is employed for 
both current-loop and voltage-loop here. 
ܪሺݏሻ ൌ ܭ
ݏ
߱௭ ൅ 1
ݏሺ ݏ߱௣ ൅ 1ሻ
 
(15) 
The gain is selected for the appropriate cross-over 
frequency.  The pole at the origin is used to eliminate the 
steady-state error. The pole at ωp is placed at a high 
frequency to reduce the effect caused by parasitic resistance 
of the converter. The zero can be placed at the frequency 
below the resonant frequency of power stage to damp the 
overshoot. To ensure sufficient stability margin, the real 
zero and pole of the compensators are determined to make 
the loop have a gain margin and a phase margin more than 
10 dB and 60o, respectively. Insertion of (10) and (11) into 
(13) and (14) with the input voltage of 50V and the output 
power of 2kW, obtains the parameters of the compensators 
which can be read from (16).  
ܪ௜ሺݏሻ ൌ 18 ·
1 ൅ 0.00043ݏ
ݏ · ሺ1 ൅ 0.0000073ݏሻ 
ܪ௩ሺݏሻ ൌ 39.25 ·
1 ൅ 0.045
ݏ · ሺ1 ൅ 0.000055ݏሻ 
(16) 
Fig. 16 shows the Bode plots of current loop and 
voltage loop gain. The plots indicate that the current loop 
gain has a crossover frequency as high as 5.8 kHz, with a 
phase margin of 71o. To avoid interaction between the sub-
systems, a low control bandwidth is used for voltage loop. 
The resulting outer voltage loop has a crossover frequency 
of 320 Hz and a phase margin of larger than 90o. It is worth 
noting that the inherent dynamics of the input energy 
sources must be considered when one chooses the proper 
voltage loop bandwidth. Hereby, the bandwidth of power 
management loop in Fig. 15 (a) can be chosen as 30~40 Hz. 
The control requirements are satisfied. 
After the regulator parameters are determined, convert 
those compensators from continuous time domain to 
discrete time domain and then they can be implemented in 
digital signal processer (DSP) to control the converter. 
IV. EXPERIMENT 
In order to verify the theoretical analysis, a laboratory 
prototype of the proposed dual-input isolated full-bridge dc-
dc converter with 4 individual transformers, shown in Fig. 
17, is implemented and tested. The specifications and 
component details of the prototype are given in Table I. In 
the prototype, IRS2110 is used in the gate driver circuit 
together with ISO722C capacitive digital isolators for 
control signal protection. A TMS320F2808 eZdsp is used as 
the digital controller. 
TABLE I.  SPECIFICATIONS AND COMPONENTS OF THE PROGOTYPE  
Rated input voltage, V1 and V2 30-60 VDC 
Rated output voltage, Vo 400 VDC 
Rated output power, Po 2 kW 
Switching frequency, fs 50 kHz 
Boost inductors, L1 and L2 22 μH, N87 core, copper foil winding 
Parasitic resistance, 150 mΩ@100kHz 
Input filter, Cf1 and Cf2 10 μF/250V Film Cap: 2 in parallel 
Output filter, C1 and C2 6.8 μF/250V Film Cap: 4 in parallel 
MOSFETs, S1-S8 IRFP4568, 150V/171A 
Diodes, D1-D8 HFA15TB60, 600V/15A 
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presents the efficiency curve when both of the input 
voltages are 30V and two input power are approximately 
same. The maximum efficiency is measured as 95.7%.  
V. CONCLUSION 
This paper analyzes and derives the model of the dual 
input isolated full-bridge boost converter by the SFG 
modeling technique. The small-signal SFG can generate 
analytical transfer functions easily, which can be used in 
practice effectively for various applications. A DSP-based 
digital controller for a 2 kW converter is presented in this 
paper. A dual-loop average current mode control method is 
employed to achieve the fast transient response. Simulation 
and experiment results verify the validity of the modeling 
and controller design for the proposed dual input boost 
converter.  
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